Difference between revisions of "MICRO 2019"

From Openresearch
Jump to: navigation, search
Line 15: Line 15:
 
|has workshop chair=Samira Khan
 
|has workshop chair=Samira Khan
 
|has tutorial chair=Samira Khan
 
|has tutorial chair=Samira Khan
 +
|has Keynote speaker=Krste Asanovi�c, William J. Dally, Lynn Conway
 
|Submitted papers=344
 
|Submitted papers=344
 
|Accepted papers=79
 
|Accepted papers=79
 
|has Proceedings Link=https://dl.acm.org/doi/proceedings/10.1145/3352460
 
|has Proceedings Link=https://dl.acm.org/doi/proceedings/10.1145/3352460
 
}}
 
}}
<!-- PLEASE ADAPT OR DELETE THIS PART COMPLETELY - You can just paste in the call for papers and remove this and the last line
+
==Call for Papers==
  
==Topics==
+
The International Symposium on Microarchitecture® (MICRO) is the premier forum for the presentation and discussion of new ideas in microarchitecture, compilers, hardware/software interfaces, and design of advanced computing and communication systems. The goal of MICRO is to bring together researchers in the fields of microarchitecture, compilers, and systems for technical exchange. The MICRO community has enjoyed having close interaction between academic researchers and industrial designers—we aim to continue and strengthen this longstanding tradition at the 52nd MICRO in Columbus, Ohio.
==Submissions==
 
==Important Dates==
 
  
==Committees==
+
Submission Guidelines
* Co-Organizers
 
* General Co-Chairs
 
** [[has general chair::some person]], some affiliation, country
 
  
* PC Co-Chairs
+
Upload Abstracts and Papers to HotCRP
** [[has program chair::some person]], some affiliation, country
+
Important Dates
  
* Workshop Chair
+
    Abstract Deadline: March 29, 2019 at 4:59 PM PDT
** [[has workshop chair::some person]], some affiliation, country
+
    Full Paper Deadline: April 5, 2019 at 4:59 PM PDT
 +
    First Round Decisions: June 1, 2019
 +
    Reviews Released: June 26, 2019
 +
    Rebuttal/Response Deadline: July 3, 2019 at 8:59 PM PDT
 +
    Notification: July 25, 2019
  
* Panel Chair
+
Camera-Ready Guidelines
** [[has OC member::some person]], some affiliation, country
+
View as PDF
 +
We invite original paper submissions related to (but not limited to) the following topics:
  
* Seminars Chair
+
    Architectures for emerging application domains such as deep learning, machine learning, relational computation, neuromorphic, quantum, etc.
** [[has tutorial chair::some person]], some affiliation, country
+
    Accelerator designs and heterogeneous architectures including system-on-chip architectures, application specific fixed function, programmable, reconfigurable, near-data and in-memory accelerators, etc.
 +
    Architectural support for security, side-channel attacks and mitigation, privacy preserving computation, IoT/Cloud/Cyber-Physical-System security, security primitives, trusted execution environments, etc.
 +
    Architecture, microarchitecture and/or compiler optimizations for graphics processor units (GPUs) or other programmable accelerators
 +
    Microarchitecture and compiler techniques for optimizing the memory hierarchy, analysis of new memory hierarchies, emerging architectures based on new memory technologies
 +
    Hardware, software, and hybrid techniques for improving system performance, energy-efficiency, security, cost, complexity, programmer productivity, predictability, quality of service, reliability, dependability, scalability, etc.
 +
    Architectures for instruction-level, thread-level, and memory-level parallelism: superscalar, VLIW, data-parallel, multithreaded, multicore, many-core, etc.
 +
    Processor, memory, interconnect, and storage architectures
 +
    Compiler and microarchitectural techniques for parallelism (ILP, TLP, MLP)
 +
    Microarchitecture techniques to better support system software, programming languages, programmability, and compilation
 +
    Advanced software/hardware speculation and prediction schemes
 +
    Microarchitecture modeling and simulation methodology
 +
    Low-power, high-performance, and cost/complexity-efficient architectures
 +
    Architectures for emerging embedded platforms, including smartphones, automotive, server/cloud, etc.
 +
    Architecture and/or compiler optimizations for embedded processors, DSPs, ASIPs (network processors, multimedia, wireless, etc.)
 +
    Insightful experimental and comparative evaluation and analysis of existing microarchitectures, hardware/software mechanisms and workloads
  
* Demonstration Co-Chairs
+
Submissions should follow the guidelines and formatting rules specified on the conference website. Papers that violate these guidelines and rules may be returned to author(s) without review.
** [[has demo chair::some person]], some affiliation, country
 
** [[has demo chair::some person]], some affiliation, country
 
 
 
* Local Organizing Co-Chairs
 
** [[has local chair::some person]], some affiliation, country
 
 
 
* Program Committee Members
 
** [[has PC member::some person]], some affiliation, country
 
-->
 

Revision as of 09:22, 6 May 2020

MICRO 2019
52nd IEEE/ACM International Symposium on Microarchitecture
Event in series MICRO
Dates 2019/10/12 (iCal) - 2019/10/16
Homepage: https://www.microarch.org/micro52/index.html
Location
Location: Columbus, Ohio, USA
Loading map...

Important dates
Submissions: 2019/04/05
Papers: Submitted 344 / Accepted 79 (23 %)
Committees
General chairs: Radu Teodorescu, DK Panda
PC chairs: Tor Aamodt, Reetuparna Das
Workshop chairs: Samira Khan
Seminars Chair: Samira Khan
Keynote speaker: Krste Asanovi�c
Property "Has Keynote speaker" (as page type) with input value "Krste Asanovi�c" contains invalid characters or is incomplete and therefore can cause unexpected results during a query or annotation process.
, William J. Dally, Lynn Conway
Table of Contents


Call for Papers

The International Symposium on Microarchitecture® (MICRO) is the premier forum for the presentation and discussion of new ideas in microarchitecture, compilers, hardware/software interfaces, and design of advanced computing and communication systems. The goal of MICRO is to bring together researchers in the fields of microarchitecture, compilers, and systems for technical exchange. The MICRO community has enjoyed having close interaction between academic researchers and industrial designers—we aim to continue and strengthen this longstanding tradition at the 52nd MICRO in Columbus, Ohio.

Submission Guidelines

Upload Abstracts and Papers to HotCRP Important Dates

   Abstract Deadline: March 29, 2019 at 4:59 PM PDT
   Full Paper Deadline: April 5, 2019 at 4:59 PM PDT
   First Round Decisions: June 1, 2019
   Reviews Released: June 26, 2019
   Rebuttal/Response Deadline: July 3, 2019 at 8:59 PM PDT
   Notification: July 25, 2019

Camera-Ready Guidelines View as PDF We invite original paper submissions related to (but not limited to) the following topics:

   Architectures for emerging application domains such as deep learning, machine learning, relational computation, neuromorphic, quantum, etc.
   Accelerator designs and heterogeneous architectures including system-on-chip architectures, application specific fixed function, programmable, reconfigurable, near-data and in-memory accelerators, etc.
   Architectural support for security, side-channel attacks and mitigation, privacy preserving computation, IoT/Cloud/Cyber-Physical-System security, security primitives, trusted execution environments, etc.
   Architecture, microarchitecture and/or compiler optimizations for graphics processor units (GPUs) or other programmable accelerators
   Microarchitecture and compiler techniques for optimizing the memory hierarchy, analysis of new memory hierarchies, emerging architectures based on new memory technologies
   Hardware, software, and hybrid techniques for improving system performance, energy-efficiency, security, cost, complexity, programmer productivity, predictability, quality of service, reliability, dependability, scalability, etc.
   Architectures for instruction-level, thread-level, and memory-level parallelism: superscalar, VLIW, data-parallel, multithreaded, multicore, many-core, etc.
   Processor, memory, interconnect, and storage architectures
   Compiler and microarchitectural techniques for parallelism (ILP, TLP, MLP)
   Microarchitecture techniques to better support system software, programming languages, programmability, and compilation
   Advanced software/hardware speculation and prediction schemes
   Microarchitecture modeling and simulation methodology
   Low-power, high-performance, and cost/complexity-efficient architectures
   Architectures for emerging embedded platforms, including smartphones, automotive, server/cloud, etc.
   Architecture and/or compiler optimizations for embedded processors, DSPs, ASIPs (network processors, multimedia, wireless, etc.)
   Insightful experimental and comparative evaluation and analysis of existing microarchitectures, hardware/software mechanisms and workloads

Submissions should follow the guidelines and formatting rules specified on the conference website. Papers that violate these guidelines and rules may be returned to author(s) without review.