MICRO 2020

MICRO 2020
Annual IEEE/ACM International Symposium on Microarchitecture
Event in series	MICRO
Dates	2020/10/17 (iCal) - 2020/10/21
Homepage:	https://www.microarch.org/micro53/
Location
Location:	Athens, Greece
Loading map... {"minzoom":false,"maxzoom":false,"mappingservice":"leaflet","width":"280px","height":"280px","centre":false,"title":"","label":"","icon":"","visitedicon":"","lines":[],"polygons":[],"circles":[],"rectangles":[],"wmsoverlay":false,"copycoords":false,"static":false,"zoom":false,"defzoom":14,"layers":["OpenStreetMap"],"overlaylayers":[],"resizable":false,"enablefullscreen":false,"scrollwheelzoom":true,"markercluster":false,"clustermaxzoom":20,"clusterzoomonclick":true,"clustermaxradius":80,"clusterspiderfy":true,"geojson":"","locations":[{"text":"\u003Cb\u003E\u003Cdiv class=\"mw-parser-output\"\u003E\u003C/div\u003E\u003C/b\u003E\u003Chr /\u003E\u003Cdiv class=\"mw-parser-output\"\u003E\u003C/div\u003E","title":"","link":"","lat":33.9597677,"lon":-83.376398,"icon":""}],"imageoverlays":null}
Important dates
Abstracts:	2020/04/10
Papers:	2020/04/17
Notification:	2020/07/07
Table of Contents

The following coordinate was not recognized: Geocoding failed.

The following coordinate was not recognized: Geocoding failed.

MICRO 2020 53rd IEEE/ACM International Symposium on Microarchitecture

The International Symposium on Microarchitecture® (MICRO) is the premier forum for the presentation and discussion of new ideas in microarchitecture, compilers, hardware/software interfaces, and design of advanced computing and communication systems. The goal of MICRO is to bring together researchers in the fields of microarchitecture, compilers, and systems for technical exchange. The MICRO community has enjoyed having close interaction between academic researchers and industrial designers—we aim to continue and strengthen this longstanding tradition at the 53rd MICRO in Athens, Greece.

Important Dates

* HotCRP Submission Site Opens: March 27, 2020
* Abstract Deadline: April 10, 2020 at 11:59 PM PDT
* Full Paper Deadline: April 17, 2020 at 11:59 PM PDT
* Rebuttal/Optional Revision: June 6–17, 2020
* Notification: July 7, 2020

TOPCIS

We invite original paper submissions related to (but not limited to) the following topics:

• Hardware, software, and hybrid techniques for improving system performance, energy-efficiency, security, cost, complexity, programmer productivity, predictability,

 quality of service, reliability, dependability, scalability, etc.

• Architectures for emerging application domains such as deep learning, machine learning, relational computation, neuromorphic, quantum, etc.
• Accelerator designs and heterogeneous architectures including system-on-chip architectures, application specific fixed function, programmable, reconfigurable, near-

 data and in-memory accelerators, etc.

• Architectural support for security, side-channel attacks and mitigation, privacy preserving computation, IoT/Cloud/Cyber-Physical-System security, security

 primitives, trusted execution environments, etc.

• Architecture, microarchitecture and/or compiler optimizations for graphics processor units (GPUs) or other programmable accelerators
• Microarchitecture and compiler techniques for optimizing the memory hierarchy, analysis of new memory hierarchies, emerging architectures based on new memory

 technologies

• Architectures for instruction-level, thread-level, and memory-level parallelism: superscalar, VLIW, data-parallel, multithreaded, multicore, many-core, etc.
• Processor, memory, interconnect, and storage architectures
• Compiler and microarchitectural techniques for parallelism (ILP, TLP, MLP)
• Microarchitecture techniques to better support system software, programming languages, programmability, and compilation
• Advanced software/hardware speculation and prediction schemes
• Microarchitecture modeling and simulation methodology
• Low-power, high-performance, and cost/complexity-efficient architectures
• Architectures for emerging embedded platforms, including smartphones, automotive, server/cloud, etc.
• Architecture and/or compiler optimizations for embedded processors, DSPs, ASIPs (network processors, multimedia, wireless, etc.)
• Insightful experimental and comparative evaluation and analysis of existing microarchitectures, hardware/software mechanisms and workloads